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A local area network is provided for a plurality of au- 
tonomous computers (10) which operate at different 
rates and under different protocols coupled by network 
bus adapters (12) to a global bus (14). A host computer 
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blocks, each with a header that includes a data type 
identifier and a trailer. The associated network bus 
with a header to which a transport header and trailer is 
added with frame type code which specifies one of 
three modes of addressing in the transmission of data, 
namely a physical address mode for computer to com- 
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puter transmission using two bytes for source and desti- 
nation addresses, a logical address mode and a data type 
mode. In the logical address mode, one of the two ad- 
dressing bytes contains a logical channel number (LCN) 
established between the transmitting and one or more 
receiving computers. In the data type mode, one of the 
addressing bytes contains a code identifying the type of 
data. Every NBA initialized to accept specified types of 
data will automatically accept all data of the types it is 
conditioned to accept. Protocol handling is carried out 
by a module in each NBA. 
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MULTICOMPUTER COMMUNICATION SYSTEM 
single point of failure which can shut down the system. 
Consequently, redundant SSC's are required as backup 
to provide additional reliability for this centralized con- 
The limited capability of the SSC and its vulnerability 
formance of work under a NASA contract and is sub- necessitated the design of a better intercomputer corn- 
ject to the provisions of Section 305 of the National munication system to handle the projected increase in 
Aeronautics and Space Act of 1958, public Law 85-568 workload. An extensive study to seek viable alterna- 
(72 Stat. 435; 42 USC 2457). tives to the SSC resulted in two possibilities, a global 
10 bus and a ring bus. In these network configurations, no 
BACKGROUND OF THE INVENTION computer is granted sole authority in managing data 
This invention relates to apparatus for data communi- communications on the network, therefore improved 
cation between a plurality of computers connected to a reliability is achieved. However, a ring structure is 
common bus, and more particularly to such communi- undesirable due to additional requirements for routing 
cation between autonomous computers which operate l 5  and the added complexity associated with the addition 
at different rates and under different protocols. or deletion of a computer to or from the network. The 
In many applications, both scientific and business, the global bus does not necessarily entail these additional 
growing use of digital computers for processing data requirements and added complexity, but like the ring 
has proliferated the volume of data to such an extent structure, global bus systems have in the past lacked 
that often a plurality of computers are required, each 2o certain desirable properties, such as having limited 
devoted to a different task with a need for communica- (group) broadcast capability and the requirement of a 
tions between the computers in order to carry out their standard protocoi. 
respective tasks. One approach to a local area network 
system is centralized control, but that requires a dedi- SUMMARY OF THE INVENTION 
cated computer for the control function. The alterna- 25 &iefly, the present invention provides a local area 
tive is distributed control where all host computers on network comprised of a plurality of host computers, 
the network will be monitoring the availability of the some of which may be terminals,99 each 
bus for data transmission. Obviously, two or more com- connected to a bus by a separate assigned network bus 
sion of the data on the bus. This then requires detecting 30 data between a single computer and the net- 
the collision and aborting the attempted transmission by work bus, where bus is accomplished by a con- all computers. While such an anticollision feature tention scheme. This implies that whenever an adapter would be necessary in any distributed control system, wishes to transmit data, it will make an autonomous that feature alone would not assure complete freedom 
of commun~cat~on between computers. There is still the 35 effort to do so, if the bus is idle, without prior knowl- 
mission, which necessarily requires each computer to sion for collision detection and correction. This allows 
know what other computers are on the bus. B~~ even for a truly distributed control; there exists no bus master 
ORIGIN OF INVENTION trol organization. 
The invention described herein made in the per- 5 . 
' 
puters may transmit simultaneously in cO1li- adapter. Each adapter controls the two-way transfer of 
burden of one computer addressing another for trans- edge of the status of other units, Provided there is provi- 
then, the necessity of addressing individual computers and no priority is assigned to any Of the adapters. Each 
becomes burdensome. What is required is autonomous 40 adapter is comprised of a data processor programmed 
computer with the facility for not only address- for all the data handling and communication of its host 
ing individual computers on the bus, or broadcasting to computer with the bus. It provides data buffering, such 
all of them, but also transmitting data to other comput- that computers operating at different can send 
ers based upon the type of data being transmitted, or data to each other at their maximum speeds. The 
some other criteria, as a form of limited broadcast. 45 adapter includes means for modifying the data handling 
An example of a typical application which would protocol of the data being transmitted to a standard one, 
benefit from a multicomputer system operating with and modifies the data handling Protocol of data re- 
autonomous computer control of communications is the ceived to the Protocol of the host computer. The bus 
Voyager ground telemetry data processing system. uses high speed bit-serial transmissions over a single 
That is currently done by computers interconnected by 50 cable to which a plurality of adapters may be con- 
a Star Switch Controller (SSC). The system receives nected. 
the incoming data, deblocks it, synchronizes it, and The host computer divides a message file into data 
extracts science and spacecraft health data in real time. blocks, the first byte of which signifies the block type. 
The SSC allows for a single, unidirectional data trans- The host computer then attaches a header and trailer to 
mission link between any two of sixteen computers 55 every block. The header includes fields for the source 
connected to its ports. Although operational, the SSc  and destination addresses, block position number, size 
system has many disadvantages: all computers must be and data type. The trailer includes an error detection 
within 500 feet of the SSC; the transmitting computer code. 
must perform all the input/output protocol data han- Upon receiving a block of data from a source com- 
dling; data cannot be broadcast to more than one receiv- 60 puter, the adapter breaks it up into packets for transmis- 
ing computer; and only 8-bit parallel data transfer can sion and adds to each packet a header that includes a 
take place. number of fields, namely a packet position number, the 
Because of the limited number of computers that can data type, a control field and packet size. To  each 
be connected and the 8-bit parallel data transfer, the packet and packet header transmitted, the adapter adds 
SSC system is deemed quite inadequate for future mis- 65 a transport header and trailer to make up a complete 
sions. In addition, since the SSC is the central connec- frame to be driven onto the bus. The transport header 
tion for the system, through which all data must pass includes a number of fields, namely a flag that marks the 
during every transmission between computers, it is a start of a frame, the frame type and two bytes reserved 
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for addressing. The trailer includes a frame check se- 
Quence and a flag sequence that marks the start and end 
FIG. 8 is a block diagram illustrating a host interface 
shown in the NBA of FIG. 3. 
4 
DESCRIPTION O F  PREFERRED 
EMBODIMENTS 
of every frame.-The frame type field specifies one of 
three modes of addressing in the transmission of data, 
namelv a Dhvsical address mode. a logical address mode 5 
and a data tipe mode. In the physicaladdress mode, the 
two addressing bytes contain the destination address requirements of a loc 
and the source address for communication between one invention will first be 
computer and another on a one to one basis. In the 1. It is comprised of 
logical address mode, one of the two addressing bytes 10 each interfaced via a network bus adapter (NBA) 12 to 
contains a channel number established between the a common network bus 14. Each NBA controls the 
transmitting computer and one or more receiving com- two-way transfer of data between a single host com- 
puters. The channel number, stored by each receiving puter and the common network bus where bus access is 
computer, may be any arbitrary number not already accomplished by a contention scheme. Key features of 
committed for logical addressing. For the data type 15 this NBA include monitoring bus availability, frame 
mode, one of the addressing bytes contains a code iden- collision detection and recovery, buffering, host com- 
tifying the type of data. Each computer in the network puter interfacing, and the facility for accepting data 
has stored, within its network bus adapter, a code for transmitted on the basis of its physical destination ad- 
each type of data it is to receive. For logical addressing dress, data type or a logical channel number, as well as 
based on a channel number or data type, the network 20 general and limited broadcast. A description of the 
bus adapter of each computer checks this byte to deter- NBA, its protocol and operation is presented hereinaf- 
mine whether or not the packet of data is to be received. ter with reference to FIGS. 3 through 6. 
Communication between the host computer and the An exemplary local area network based on this bus 
bus under control of an adapter is by direct memory architecture provides the following important func- 
access through a common memory in the network bus 25 tional capabilities. The network allows interconnection 
adapter. Associated with the host computer is a micro- of at most 255 HCs and associated NBAs (hereinafter 
processor, direct memory access controller and local sometimes referred to as nodes) on the bus. It is able to 
memory, and associated with the bus is a microproces- accommodate variable size data blocks. Any HC in the 
sor, direct memory access controller and local memory. network is able to communicate directly with any other 
The first microprocessor, direct memory access con- 30 HC without having a single point of failure which can 
troller and local memory are coupled to the host com- put the entire network out of operation. An acceptable 
puter by an interface module, and the second micro- level of deterioration is achieved over a total bus length 
processor, direct memory access controller and local of 2 km with a data rate of 2 Mbps. The NBA does all 
memory are coupled to the bus by a protocol module the protocol handling, buffering and communication to 
and a front-end module. The front-end module monitors 35 the bus, thus relieving the HC of these tasks. A com- 
the bus to enable transmission when the bus is idle, and plete communication protocol with acknowledgement, 
includes means for detecting collision between its trans- retry provision, and cyclic redundancy checking is 
mitted data and data on the bus. Transmission is aborted implemented in the NBA. The NBA provides data buff- 
if collision occurs, and an abort signal is transmitted. ering between the HC and the bus. Data buffering al- 
Then, after a delay, retransmission of the damaged 40 lows HCs of dissimilar speeds to continuously send data 
frames takes place. The protocol module manipulates between each other at maximum speed. The system is 
data streams onto the bus according to a standard proto- designed to provide low overhead in data communica- 
col. tion, modular expansion, fast response, and high speed 
The novel features that are considered characteristic processor virtual interconnection. The network remains 
of this invention are set forth with particularity in the 45 insensitive to configuration changes, i.e., taking a node 
appended claims. The invention will best be understood off the bus or adding a new node to the bus does not 
from the following description when read in connection affect the overall functioning of the system. An industry 
with the accompanying drawings. standard protocol is used. The NBA is required to have 
a broadcast capability, Le., the same message can be sent 
50 to all other nodes simultaneously. Each NBA has the 
FIG. 1 is a block diagram showing a local computer capability of selectively extracting packets in the broad- 
network comprised of a plurality of host computers cast mode based on allowable data type identifiers 
(HC) and network bus adapters (NBA) connected to a stored in the adapter. Capabilities are provided to allow 
single coaxial bus. the NBA to detect malfunctions in the network. Each 
FIG. 2 is a diagram illustrating a five-step process for 55 NBA may keep statistics about error rates, usage, and 
formatting data transmitted in the network of FIG. 1. trunk-conflict situations, and does provide its own net- 
FIG. 3 is a block diagram illustrating the architecture work synchronization. The network is transparent to 
of an NBA in the network of FIG. 1. the end user and the application programmer. Each 
FIG. 4 is a block diagram illustrating the architecture NBA has the capability of being restarted or initialized 
of a front-end (transmit-receive) module in the NBA of 60 by its host computer. The host computer must be able to 
FIG. 3. load programs and any necessary data tables into the 
FIG. 5 is a block diagram illustrating the architecture associated NBA. Capabilities are also provided so that 
of a protocol module in the NBA of FIG. 3. the node can send data to a selected group of nodes 
FIG. 6 illustrates the manner in which two mi- simultaneously. This feature is known as limited broad- 
crosequencers are used in the NBA of FIG. 3. 
FIG. 7 is a block diagram illustrating the architecture Some of the specific quantitative network character- 
of the dual microprocessor configuration shown in the istics of an exemplary embodiment are: 4 Mbps cable bit 
NBA of FIG. 3. rate Manchester encoded and in a digital baseband 
A general description of the arc 
DESCRIPT1oN OF THE 
65 cast, or group broadcast. 
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transmission mode; 256 bytes maximum nonencoded memory, and polling of all computers on the net- 
data packet size with 1.032 msec maximum packet dura- work. The specific command will be contained in 
tion on the cable; cyclic redundancy check as part of the first byte of the information field of the packet. 
link control protocol for error control; multilayered 6. Flow control block. These are blocks of informa- 
modified International Standards Organization (ISO) 5 tion required to perform handshakings at the com- 
High Level Data Link Control (HDLC) for network puter level. 
protocol; and a carrier sensed multiple access with colli- 7. Interrupt block. This block is a special block only 
sion detection for accessing the bus. The maximum one packet long. Its purpose is to transmit the pri- 
baseband transmission distance with a single coaxial ority block to the destination ahead of the blocks 
cable is 2.0 km without repeaters. queued within the transmitting adapter. 
The steps for the transfer of data files occur at two Block header information is inserted by the host com- 
different levels, namely at the block level in the host puter before the block is transferred to the adapter 
computer and at the packet level in the network bus where it is divided into packets. At the packet level, 
adapter. FIG. 2 illustrates the basic transport steps in- upon receiving a block of data, the adapter breaks the 
volved in transferring a message from a host computer 15 block into small segments and attaches transport header 
to its adapter, then onto the network. The following information, as shown in steps 3, 4 and 5 of FIG. 2 
abbreviations have been used in FIG. 2: before the frame is transmitted over the coaxial cable to 
BT-Block Type other receivers. All transmitted frames conform to the 
SA-Source Address International Standards Organization High Level Data 
DA-Destination Address 20 Link Control protocol with the exception that immedi- 
BP-Block Position ately after the flag starting sequence, the first eight bits 
BDT ID-Block Data Type Identifier are used for frame type identification instead. There are 
EC-Error Control three modes of addressing, namely physical addressing 
PP-Packet Position mode, logical addressing mode and data type addressing 
PDT ID-Packet Data Type Identifier 25 mode. The frame type identifier (ID) is used to classify 
P.Add./LCN--Physical Address or Logical Channel the frame. The following six types of frames are exem- 
The transmitting host computer breaks the message 1. Calls establishment frames (includes call request, 
into smaller blocks, each block being 1744 bytes maxi- call acknowledge, and clear request packets). Call 
mum, puts a header in front of the block and transfers 30 establishment packets send call control information 
the block to its adapter in the format shown in step 2 between the host system and the network to estab- 
(FIG. 2). The adapter then breaks i! block into an appro- lish and terminate the virtual circuits. 
priate number of packets, attaches a packet header and 2. Flow control frames. Flow control frames are used 
transport header before transmitting to the bus as to perform link supervisory control functions such 
shown in steps 3, 4 and 5. Source and destination ad- 35 as acknowledgement of information frames, re- 
dress at the block level are the physical channel num- quest retransmission of information frames, and 
bers associated with the transmitting and the receiving request temporary suspension of transmission of 
host computers. Block position field is a two-bit field information frames. 
identifying its position in the message relative to other 3. Interrupt frames. Interrupt frames are used to 
blocks, as follows: 40 transmit the priority packet to the destination 
ahead of all the pending messages queued to the 
particular receiver. There can only be one inter- 
rupt frame pending to a particular logical channel 
at any time. Other interrupt frames can be issued 
only if the previous one has been acknowledged. 
The receiving terminal would acknowledge the 
interrupt frame immediately upon its receipt. The 
message sequence number (a part of the Control 
Field as in HDLC standards) are not modified as a 
result of transmission and acknowledgement of this 
type of frame. 
4. Information frames. Information frames are used to 
perform information transfer from a source com- 
puter to a destination computer, using the physical 
addressing mode. 
5. General broadcast frames. An adapter has the ca- 
pability to transmit a packet to all remaining com- 
puters on the network in a single call using a physi- 
cal addressing mode, without having to specifically 
address each computer. 
6. Broadcast frames with data type identifier. A 
broadcast frame with a special ID allows the trans- 
mitting node to broadcast the data and provide an 
identification field associated with the data inside 
the packet. Each adapter accepts only packets hav- 
ing specified data identification fields. This capabil- 
ity allows the computers in the network to receive 
only specific data packets from a data stream being 
10 
Number Address plary. 
00 Beginning of new message 
01 Continuation of previous message 
10 Last block of the message 
1 1  First and only block of the message 
Block data type identifiers will identify the nature of 45 
the block being transmitted to the adapter. For example, 
seven block types are: 
1. Regular data block. These blocks are the most 
general type of block encountered. Each consists 
of the actual data that has to be transferred to only 50 
one other computer. 
2. Broadcast data block. In the general broadcast 
mode, every computer on the network receives the 
data. 
3. Limited broadcast block. This blocka implies that 55 
data in the information field will be broadcast to a 
group of computers as specified in the beginning of 
the information field. 
4. Broadcast data with data type identifier. This block 
allows the transmitting computer to broadcast spe- 60 
cia1 types of data distinguished by a certain identifi- 
cation field inside the packet. The network bus 
adapter can accept data associated with a number 
of data type identifiers. 
5. Common block. This block consists of commands 65 
issued by a computer to its adapter or vice versa. 
Typical examples are initialization of the system, 




broadcast by a single computer without burdening A dual microprocessor architecture that shares com- 
itself by receiving all the data and then deciding mon memory besides its own local memory is consid- 
which data was intended for it. ered to be the most appropriate method to handle the 
7. Limited (group) broadcast frames with logical required exchange and manipulation of information. All 
address. An adapter has the ability to transmit 5 transfers of data packets to and from th 
packets to a selected group of computers on the well as to the host computers are by 
network after first establishing a logical channel access. 
link. The front-end module 18 shown in FI 
A physical address is one which specifies a destina- ble for the lowest level of interaction, na 
tion, where the destination is a particular computer or 10 trical connection to the network bus. It is composed of 
all computers within the network. If there is an informa- a bus driver 28 and a receiver 30, both coupled to the 
tion frame, the address of a particular computer will bus, a bus idle sensor 34, a collision detector 36, a Man- 
follow and the next field will contain the address of the chester encoder 38 and decoder 40, and a phase locked 
source computer so the destination computer may ac- loop timing recovery circuit 42. 
knowledge. If there is a limited broadcast frame, a two- l5  Comparison of various digital baseband signaling 
byte logical channel number (LCN) will follow, which techniques led to the choice of the biphase-level data 
is an arbitrary number agreed upon by two or more encoding commonly known as the Manchester code. 
computers to identify a channel link for their communi- Clock information is readily available from the signal 
cation. Once the LCN is established, there is no need to because there is at least one amplitude change every bit 
include the address of the sending and the receiving 2o period. This property of having a transition occurring at 
computers in the header of every frame transmitted. If the middle of each bit-time is also used to identify 
there is a broadcast frame with a data type identifier, whether there is any traffic currently on the network 
each adapter will look at received data and accept only bus. Extraction of the clock signal from the encoded 
data of the type it has been required to accept. data is performed by a Phase-Locked Loop (PLL) cir- 
The address decoding function is carried out by 25 cuit which locks on the frequency of the incoming bit 
matching the physical, logical or data type address field stream. The output of the PLL oscillator is also used 
with a code (data) stored in any one of a number of during transmission. 
memory locations of a content addressable memory 50 The bit-slice microsequencer 16 (FIG. 3) controls a 
(FIG. 5). In that way, the address code is simulta- 3o transmitterheceiver (Tx/Rx) control logic 44 (FIG. 4) 
neously compared with all codes in these locations. The for the transmission and reception of data. It should be 
microprocessor 21a will write the usable codes as re- recalled that the receiver will receive both signals on 
quired into the content addressable memory under the the bus from some other network bus adapter and from 
command of its host computer. the driver 28 so that the collision detector 36 may deter- 
A two-bit field associated with the packet identifier 35 mine if a conflict exists with data already being trans- 
indicates the position of the packet in the block similar mitted on the bus. This may occur if the bus idle sensor 
to the block position field described earlier. A frame 34 determines the bus is idle and signals the mi- 
could have a maximum of 250 bytes of data in the infor- crosequencer to transmit when ready and at the same 
mation field. All frames start and end with the flag time another network bus adapter begins transmission, 
sequence. The data in the frame is protected by frame 40 it too having found the bus idle. The result will be that 
check sequence, generated and checked by the hard- both network bus adapters will detect a conflict and 
ware. signal their microsequencers which will in turn stop the 
From the foregoing description of the network, it is transmission. Collisions are detected using a high speed 
evident from FIG. 3 that the network bus adapters are sampling voltage comparator to match outgoing and 
intelligent interfaces which receive and transmit data 45 incoming waveforms. A mismatch signifies a collision. 
onto the bus, and transfer data to and from the host Once the transmission is aborted due to a collision, the 
computer at the other end. Control of the network bus microsequencers will then cause a delay (random or 
adapter is through a bit-sliced microsequencer 16 which pseudorandom) before attempting to again transmit. 
controls a front end module 18, a protocol module 20, Consequently, one of the two will again attempt to 
and a processor 21 comprised of a microprocessor 50 transmit before the other has reached the end of its time 
(CPU) 21a connected to a direct memory access con- delay. In that way one will acquire the bus to the exclu- 
troller 21b and a local memory 21c. Communication sion of the other, with neither having priority. 
with the host computer is through a processor 22 com- An example of this technique for not only sensing 
prised of a microprocessor 22a, direct memory access when the bus is idle, but also avoiding collision of data 
controller 22b and a local memory 22e. An interface 24 55 on the bus, due to one computer attempting to transmit 
actually connects the host computer to the local bus of data over the bus while another computer has data on 
the microprocessor 22a, direct memory access control- the bus, is disclosed in U.S. Pat. No. 4,063,220 to Met- 
ler 22b. and local memory 2%. as shown in FIG. 7. It is calfe, et al., assigned to Xerox Corporation. 
to be noted that the host interface module is the only The main feature of the protocol module 20 shown in 
module which would be unique to each different type of M) FIG. 5 is to manipulate data streams according to the 
computer. The two processors 21 and 22 have access to International Standards Organization (ISO) High Level 
a common memory 26. All of these functional blocks Data Link Control (HDLC) protocol. In essence, fram- 
are implemented with commercially available inte- ing and deframing of data packets are being performed 
grated circuit chips. For example, the microprogram by protocol module which also gives information on 
sequencer 16 may be an AM 2911A, the direct memory 65 any abnormalities in the frame such as cyclic redun- 
access (DMA) controllers 21b and 226 may each be a dancy check error, length of the frame error, etc., such 
multimode DMA controller AM 9517A, and the micro- that appropriate recovery action can be initiated by the 
processors may be AM 28002. microsequencers. 
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The basic block diagram of the protocol module necting virtual circuits; processing of host computer 
consists of a multiprotocol communications controller commands; and management of data transfers. In this 
(MPCC) 46 commercially available as an integrated particular design shown in FIG. 7, enhanced perfor- 
circuit (SIGNETICS 2652), a pair of FIRST-IN mance is achieved through partitioning of overall sys- 
FIRST-OUT (FIFO) memory buffers 4.8 and 49, and 5 tem functions into tasks which two processors can han- 
content addressable memories (CAM) 50 for logical dle in parallel. The first microprocessor 21a handles the 
address and possible data type matchings. data transfers between the protocol module and the 
The Signetics 2652 Multi-Protocol Communication common memory, and the second microprocessor 216 is 
Controller (MPCC) is a Large Scale Integrated (LSI) responsible for the traffic between the common mem- 
circuit that formats, transmits, and receives synchro- 10 ory and the host computer via the interface module. 
nous bit-oriented protocols. This chip operates at a Bus arbiter 56 gives priority to the first microproces- 
maximum of 2 Mbps. It performs the complex data sor 21a in case of simultaneous bus requests due to its 
communication link function for the High Level Data assigned task of handling unpredictable arrivals of in- 
Link Control (HDLC). Among some of the many fea- coming data streams. A bus arbiter 56 either specially 
tures it possesses: automatic flag detection and synchro- 15 designed or implemented with a (commercially avail- 
nization; zero insertion and deletion; abort signal detec- able Intel 8289) performs this function. Once a micro- 
tion and transmission; cyclic redundancy check (CRC); processor gets control of the system bus, it will have 
and loop back self test mode. The data from the MPCC exclusive use until it voluntarily releases it. Each local 
to the FIFO is converted from serial to parallel by the memory 21c and 22c consists of 16K bytes of program- 
MPCC. Parallel data from a data bus within the net- 20 mable read only memories (PROM), 48K bytes of ran- 
work bus adapter is converted from parallel to serial by dom access memories (RAM), out of which 32K bytes 
the MPCC when in the transmit mode. The content are shared by both the microprocessors as the common 
addressable memory 50 is connected to the data bus, memory 26, thus allowing high speed memory to mem- 
and could be loaded and read out as necessary. For that ory transfer and direct access to the common memory 
purpose, it is addressed by codes received at an address 25 from the protocol module 20 and the host interface 
decoder 54 from the CPU 21a (FIG. 3) over an address module 24. 
bus. Both the content addressable memory 50 and the The host interface module 24 has to be custom de- 
MPCC transmit and receive status and control signals signed to fit each specific host computer. The design 
to and from the microsequencer 16 (FIG. 3). should support four levels of vector interrupt. FIG. 8 
Due to the fact that there is no control on the incom- 30 illustrates an exemplary architecture for a host interface 
ing bit streams, a complete frame has to be saved in one module. Through programmed I/O, sixteen 16-bit reg- 
of the FIFOs before being transferred to the common isters 60 can be written into, or read from, by either the 
memory 26 (FIG. 3) using direct memory access. (The microprocessor 22a or the host computer. Intercommu- 
FIFOs are used alternatively under control of a data nication is performed via four of the described registers 
separator 52 and data selector 53 so while one is being 35 designated conmunication registers (COM REG) 1 
filled, the other is being emptied.) This same condition through 15, whereas the sixteenth is principally used for 
does not exist when the system is in the transmit mode. interrupt handling and is a command-status register 
The MPCC can directly accept the data without any (CSR). 
buffering. Content addressable memories, also known as A priority control unit 62 monitors a microprocessor 
associative memories, are being used in order to allow 40 interrupt signal and a host interrupt signal to control 
simultaneous comparison between certain bytes in the access to the memory through a microprocessor control 
frame header and the existing logical channel numbers, and address decode unit 64 and a host control and ad- 
physical destination address or the data type identifier dress decode unit 66. The CSR is updated to indicate at 
in a table stored in the content addressable memories. all times which has access. 
Sequential comparison is not possible because of the 45 In summary, the interactions between various mod- 
critical timing constraints. ules in the network bus adapter can be clearly demon- 
Status monitoring and control of logic elements using strated by following the flow of data through the 
microprocessors has been rejected in favor of the mi- adapter, shown in FIG. 3 suplemented by FIGS. 4-8. 
croprogrammable bit-sliced sequencer 16 because the The driver and receiver in the front-end module drives 
latter can operate at a much higher speed. In practice, 50 and receives data to and from the network bus cable at 
microsequencers 16a and 16b are used in a limited hand- 4 Mbps using Manchester encoding technique and con- 
shaking mode to allow synchronization of overall sub- verts the cable’s baseband signals to binary nonreturn to 
system operation as shown in FIG. 6. zero (NRZ) codes at 2 Mbps. In the receive mode, bit 
Besides sending out control signals to the various streams enter the front-end receiver 30 from the net- 
logic elements that perform the latching and routing of 55 work bus. The Manchester decoder 40 and supporting 
data, these microsequencers are also used to sense cer- logic extracts the binary NRZ data out together with 
tain status signals such as network bus busy, collision the synchronization clock signals. During this period, 
detected, mismatch occurring in CAMS, and requests the collision detector 36 is inactive and relies upon the 
by the CPU to change from receive mode to transmit transmitting node to give notification of any damaged 
mode. Each of these conditions will generate specific 60 frames by sending abort signals. 
responses at the control bits of the microsequencer The resulting data bit stream is passed on to the pro- 
outputs. Each microsequencer consists of two four-bit tocol module 20 which extracts some of the HDLC 
slices (commercially available AM 291 1A) in order to transmission overheads, such as flags, excess zeros, and 
accommodate a maximum of 256 microprogram state- cyclic redundancy check codes. Comparison of certain 
ments. 65 fields in the header are made with the contents of the 
The dual microprocessor portion of the network bus associative memory 50 to determine whether the partic- 
adapter is organized as shown in FIG. 7. It performs ular packet should be accepted or not. When an appro- 




into one of the FIFOs, each of which is large enough to grammed for carrying out all data handling and com- 
hold a full frame. Consecutive frames are alternately munication of its host computer with the bus, said pro- 
loaded into the FIFO 48 and the FIFO 49. Packets cessing means including means for data buffering, such 
damaged as a result of a collision are automatically that computers operating at different speeds in accor- 
removed from the FIFO. Once a packet is loaded, the 5 dance with its protocol can send data to each other at 
CPU 21a will initiate a DMA transfer from the FIFO to their maximum speeds, an interface connecting said host 
its local memory 21c where inspection of the header computer to said processing means, protocol handling 
takes place. Out of sequence frames are rejected, and means connected to said data processing means for 
supervisory frames are given appropriate responses. modifying the data handling protocol of the data being 
Only data frames are to be transferred using the DMA 10 transmitted by said data processing means to a standard 
to the shared memory 26 accessible to CPU 22a. This protocol and the data being received by said data pro- 
data is subsequently transferred directly to the host cessing means to the protocol of the host computer, 
computer via the host interface module 24 after depack- means coupled to said protocol handling means for 
etization. driving onto said bus data to be transmitted and for 
In the transmit mode, the host computer sends its data 15 receiving data on said bus, and microprogrammed se- 
blocks to the local memory of the CPU 22a where they quencing means for coordinating operation of said pro- 
are broken into smaller packets and transferred into the cessing means, said protocol handling means and said 
shared memory 26. CPU 21a will access the common transmitting and receiving means, whereby each 
memory 26 in order to put the updated frame sequence adapter is a self-contained, autonomous unit for the 
number in the control field before initiating another 20 protocol handling and network management of the data 
DMA transfer to the protocol module 20. Bit serial data communications between any two or more computers 
coming out of this protocol module 20 will have all the wherein data transmitted is divided into packets by said 
required characteristics of a typical HDLC frame. processing means of the adapter assigned to the trans- 
These bit streams are subsequently Manchester encoded mitting computer, an improvement comprising 
before being transmitted onto the network bus. said processing means providing each packet with a 
Throughout this transmit period, the collision detec- first uniquely encoded field, 
tor 36 monitors the network bus for any signal contami- each adapter provided with means responsive to said 
nation which might occur as a result of another node first uniquely encoded field for identifying the ad- 
attempting to transmit simultaneously. If a collision is dress code being used by each packet, 
detected, the microsequencer 16 will halt the transmis- 30 said processing means providing each packet with a 
sion. The multiprotocol communications circuit 46 second uniquely encoded field 
(FIG. 5) then sends an abort signal onto the network said protocol hzndling means having means respon- 
bus to notify other nodes that a collision has occurred. sive to said second uniquely encoded field for iden- 
The transmitting adapter generates a random or pseudo- tifying a mode selected from the group consisting 
random delay and attempts retransmission only after the 35 of a first mode, a second mode and a third mode, 
delay has elapsed. said protocol handling means having means respon- 
Greater reliability through decentralized control is sive to said first mode for identifying said second 
one of the major design criterion that underlies the uniquely encoded field as a physical destination 
concept of this bus structured organization. The failure- address code identifying one or more of the com- 
reconfiguration characteristics of this architecture are 40 puters for an information frame specified by said 
useful in a real-time applications environment where first encoded field, 
excessive reconfiguration delays must be avoided. The said protocol handling means having means respon- 
design uses high speed bit-serial transmissions over a sive to said second mode for identifying said sec- 
single cable. Each host computer is connected onto the ond uniquely encoded field as a logical channel 
bus via an assigned network bus adapter. number, LCN, pre-established between two or 
A protocol module in the adapter manipulates data more computers, and means responsive to said 
streams according to the International Standards Orga- identification for establishing a logical channel 
nization (ISO) High Level Data Link Control (HDLC) number with said two or more computers and al- 
protocol. In essence, framing and deframing of data lowing communication therebetween without 
packets are performed by the module which also gives 50 physical destination addressing, 
information on any abnormalities in the frame such as said two or more computers being able to communi- 
CRC error, length of the frame error, etc., so that ap- cate after establishment of said logical channel 
propriate recovery action can be initiated by the mi- number using said logical channel number as an 
crosequencer. address to which said two or more computers re- 
spond without physical destination addressing for a 
bus adapter has been described and illustrated herein, it broadcast of information to said two or more com- 
is recognized that modifications and variations may puters specified by said first encoded field, 
readily occur to those skilled in the art. It is therefore said protocol handling means having means respon- 
intended that the claims be interpreted to cover such sive to said third mode for identifying said second 
modifications and variations. uniquely encoded field as a data type identification 
code, and means responsive to said identification 
for permitting transmission of different types of 
data onto said bus without physical destination 
addresses and for permitting one or  more computes 
to selectively receive data according to the type of 
data, thereby providing for a broadcast of data by 
type as specified by said first uniquely encoded 
25 
45 
Although a particular embodiment of the network 55 
60 
What is claimed is: 
1. In apparatus for communication between a plural- 
ity of autonomous computers operated in a local area 
network using multimode addressing, each computer 
being connected to a single bus by a separate assigned 65 
network bus adapter, each adapter having a stored ad- 
dress code for each type of data it is to receive, each 
adapter comprising a data processing means pro- field, 
4,493,02 1 
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whereby data transmitted onto said bus is selectively and these two bytes Specify a Physical destination ad- 
accepted by different computers according to said dress and source address or a logical channel number. 5. Apparatus as defined in claim 1 wherein said data 
first and second uniquely encoded field. processing means is comprised of two microprocessors, 
2. Apparatus as defined in claim 1 including means for 5 each with a local memory, and each sharing a common 
storing codes and means for decoding said second memory, one micropro r being coupled to a host 
unique field by comparison of said second unique field computer by said . d the other microproces- 
col handling means, said with all stored codes simultaneously in search of a One microprocessor having for receiving 
10 from or transferring data to said host computer thr match. 
3. Apparatus as defined in claim 2 wherein said stor- said host interface at one rate, said other micropro 
ing and decoding means is comprised of a content ad- SOT receiving data from or transferring data to 
dressable memory addressed by said second uniquely network bus at a predetermined rate independent of said 
one rate through said protocol handling means, and said 
15 two microprocessors receiving data from or transfer- encoded field. 
4. Apparatus as defined in claim 1 wherein Said Set- ring data to one another through said common memory. 
. 
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